Electrical testing of high-resistance silicon substrate MOS arrays
收藏官方服务：
资源简介：
A MOS array was fabricated on a 130nm 3k Ω· cm high resistance silicon substrate, and the leakage current characteristics, output curves, and transfer curves of NMOS and PMOS were tested under high substrate negative bias, respectively, as a preliminary study for MAPS chips.
提供机构：
Science Data Bank创建时间：
2026-03-18
