An FPGA Based High Performance Stateful Packet Processing Method
收藏DataCite Commons2025-04-27 更新2025-04-16 收录
下载链接：
https://www.scidb.cn/detail?dataSetId=632b3a2c97e341d3880256a2da35c21b
下载链接
链接失效反馈官方服务：
资源简介：
fig1-8.pdf were generated by microsoft visio drawing; draw1-2, draw_lut.pdf were generated by python matpltlib library. the data in draw_1-2.pdf was generated by software simulation procedure. And, data of draw_lut.pdf was generated by xilinx Vivado 2020.2.The data of table 2 was also generated by xilinx Vivado 2020.2. Table1 was the descrption of module's parameter and implement. Table 3 was the descrption of current method's performance.And we also include Xilinx Ultrascale+ and Kintex-7 FPGA experiment.
提供机构：
Science Data Bank
创建时间：
2023-10-08
