Enhancing Radiation Resilience and Throughput in Spaceborne RS(255,223) Encoders via Interleaved Pipelined Architecture

The error correction capability of the RS(255,223) code has been significantly enhanced compared to that of the RS(256,252) code, making it a preferred choice for the next generation of onboard solid-state recorders (O-SSRs). With the application of non-volatile double data rate (NV-DDR) interface technology in O-SSRs, instantaneous transmission rates of up to 1 Gbps per data I/O interface can be achieved. This development imposes higher requirements on the encoding throughput of RS encoders. For RS(255,223) encoders, throughput improvement is limited by the structure of serial architectures. The algorithm inherent characteristics restrict the depth of pipelining. In contrast, parallel solutions face bottlenecks in resource efficiency. To address these challenges, an interleaved pipelined architecture has been proposed. By integrating interleaving technology within pipeline, the structure overcomes the limitations of serial architectures. Using this architecture, a 36-stage pipelined RS(255,223) encoder has been implemented. The throughput is greatly enhanced, and radiation tolerance is also improved due to the application of interleaving techniques. RS(255,223) encoder performance was evaluated on the Xilinx XC7K325T platform. The results confirm that the proposed architecture can support high data rates and provide effective error correction. With an 8-bit symbol size, a single encoder achieved a throughput of 3.043 Gbps, making it highly suitable for deployment in future space exploration missions.