Underlying data for article "Impact of Fabrication Defects on FPGA Logic Usin...

Synthesis results from a modified, defect aware, Verilog-To-Routing synthesis flow. These result files were derived from the MCNC20 benchmarks synthesized on various...