the synthesis results of DC
收藏IEEE2019-01-18 更新2026-04-17 收录
下载链接：
https://ieee-dataport.org/documents/synthesis-results-dc
下载链接
链接失效反馈官方服务：
资源简介：
The proposed hardware architecture is modelled by Verilog HDL and synthesized by a Synopsys Design compiler with Semiconductor Manufacturing International Corporation (SMIC) 65-nm CMOS technology. The upload files are the systhesis reports.
创建时间：
2019-01-18
