the synthesis results of DC
收藏官方服务：
资源简介：
The proposed hardware architecture is modelled by Verilog HDL and synthesized by a Synopsys Design compiler with Semiconductor Manufacturing International Corporation (SMIC) 65-nm CMOS technology. The upload files are the systhesis reports.
创建时间：
2019-01-18
