Direct Analytic Voltage Pulse Width Modulation using FPGA and Verilog HDL.
收藏DataCite Commons2020-12-23 更新2025-04-16 收录
下载链接：
https://ieee-dataport.org/open-access/direct-analytic-voltage-pulse-width-modulation-using-fpga-and-verilog-hdl
下载链接
链接失效反馈官方服务：
资源简介：
This content presents a fast direct Pulse Width Modulation (PWM) algorithm for the Conventional Matrix Converters (CMC) developed in Verilog Hardware Description Language (HDL). All PWM duty cycle calculations are performed in one cycle by an atomic operation designed as a digital module using FPGA basic blocks. The algorithm can be extended to any number of output phase. The improved version of the discontinuous Direct Analytic Voltage PWM (DAV--PWM) method is proposed, in which the use of trigonometry, angles and program loops has been eliminated.
提供机构：
IEEE DataPort
创建时间：
2020-12-23
