A Memory-Efficient NTT Accelerator with a Highly Parallel Memory Mapping Scheme
收藏IEEE2026-04-17 收录
下载链接：
https://ieee-dataport.org/documents/memory-efficient-ntt-accelerator-highly-parallel-memory-mapping-scheme
下载链接
链接失效反馈官方服务：
资源简介：
This dataset is the golden RTL of the digital circuit design for a memory-efficient NTT accelerator.
提供机构：
Yao Wang
