Dataset for "Hardware-Efficient Node Processing Unit Architectures for Flexible LDPC Decoder Implementations"
收藏官方服务：
资源简介：
Comparison of fixed-point CNPUs constructed using the proposed novel Dual-tree topology vs. three alternatives, for a range of input numbers I, measuring hardware resource requirements and maximum operating frequency. The dataset is associated with the following publication: P. Hailes, L. Xu, R. G. Maunder, B. M. Al-Hashimi, and L. Hanzo, “Hardware-Efficient Node Processing Unit Architectures for Flexible LDPC Decoder Implementations,” IEEE Trans. Circuits Syst. II Express Briefs, 2018.
创建时间：
2018-02-13
