CORE - Corpus of Synthesizable Verilog RTL Modules Dataset for EDA Research
收藏IEEE2026-04-17 收录
下载链接：
https://ieee-dataport.org/documents/core-corpus-synthesizable-verilog-rtl-modules-dataset-eda-research
下载链接
链接失效反馈官方服务：
资源简介：
This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by category for EDA research and development. Each module is thoroughly verified and comes with complete testbenches and detailed documentation to support efficient integration and use.
提供机构：
Harikrishnan Ramiah; Yongfu Li; Yuxin Ji; Kian Kit Cheah; Fu Qi Chua; Zhuofan Lin; YunXiang Zhang; Xinfei Guo
